



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/634,669	08/05/2003	Alon Saado	VTU30-0004100-US 2650.000	7155
21615	7590	09/07/2004	EXAMINER	
CHRISTOPHER P. MAIORANA, P.C. 24840 HARPER ST. CLAIR SHORES, MI 48080			NGUYEN, VAN THU T	
			ART UNIT	PAPER NUMBER
			2824	

DATE MAILED: 09/07/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No. 10/634,669	Applicant(s) SAADO, ALON	
	Examiner VanThu Nguyen	Art Unit 2824	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☐ Responsive to communication(s) filed on ____.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-20 is/are pending in the application.
- 4a) Of the above claim(s) ____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) ____ is/are allowed.
- 6) ☒ Claim(s) 1-12 and 14-20 is/are rejected.
- 7) ☐ Claim(s) ____ is/are objected to.
- 8) ☐ Claim(s) ____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 05 August 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. ____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|---|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. ____. |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date <u>08/05/2003</u> . | 6) <input checked="" type="checkbox"/> Other: <u>Search Report</u> . |

DETAILED ACTION

1. Claims 1-20 are pending.

Claim Rejections - 35 USC § 112

2. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

3. Claims 1-10, 14-16 rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

In claim 1, line 13, does Applicant mean to say --said first branch instruction-- instead of "said first instruction"?

It is not clear if "a first branch address" in claim 3, lines 2, same or different from that of claim 1, lines 8-9.

Claim 14 recites the limitation "said first branch address" on line 4. There is insufficient antecedent basis for this limitation in the claim.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

5. Claims 1-2, 10-12, 14, 17-20 are rejected under 35 U.S.C. 102(b) as being anticipated by Dolwin (UK Patent Application 2373888).

Regarding claim 1, Dolwin discloses, in FIG. 2, an apparatus comprising:

a memory (10) comprising a first address space (101) configured as read only and a second address space (106) configured as read and write, wherein said memory returns a first data item (Program Data) in response to a first address within said first address space;

a logic circuit (103-105) configured to (i) deassert a command signal (output signal from 103 to 102) in response to said first address not matching any of a plurality of predetermined addresses (within 104) and (ii) generate a first branch instruction (output of 105) and assert said command signal in response to said first address matching one of said predetermined addresses in response to said matching; and

a multiplexer (102) configured to select (i) said first data item from said memory or (ii) said first branch instruction from said logic circuit in responses to said command signal.

(See pages 6-10)

Regarding claims 2 and 11, Dolwin further discloses said memory comprising a ROM (101) and a RAM (106).

Regarding claim 10, Dolwin further discloses said memory is rewritable in said second address space for storing (i) a second branch instruction and (ii) a second branch address within said first range (see page 8, lines 1-10).

Regarding claims 12, 14, 19, they encompass the same scope of invention as to that of claims 1, 2, 10-11 except they draft in method format instead of apparatus format. The claims are therefore rejected for the same reason as set forth above.

Regarding claims 17-18, see Dolwin, pages 6-10.

Art Unit: 2824

Regarding claim 20, it is rejected under U.S.C. 102(b) since it recites the same limitation as in claim 1.

Allowable Subject Matter

6. Claims 3-9, 15-16 would be allowable if rewritten to overcome the rejection(s) under 35 U.S.C. 112, 2nd paragraph, set forth in this Office action and to include all of the limitations of the base claim and any intervening claims.

7. Claim 13 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

8. The following is a statement of reasons for the indication of allowance:

The prior art made of record and considered pertinent to the applicant's disclosure does not teach or suggest the claimed limitations. Dolwin, McGrath et al., and Walley et al., taken individually or in combination, do not teach the claimed invention having the following limitations, in combination with the remaining claimed limitations:

the logic circuit is further configured to generate the first branch address within said second address range and assert said command signal in response to a second address (i) immediately following said first address and (ii) having a value on unit of said first address space different than said first address (as in claims 3 or 13); or

returning a second branch instruction stored in said second address range in response to receiving a third address after said first branch address (as in claim 15).

Art Unit: 2824


Conclusion

9. Any inquiry concerning this communication or earlier communications from the examiner should be directed to VanThu Nguyen whose telephone number is (571) 272-1881. The examiner can normally be reached on Monday-Friday, 8:00am-4:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Richard Elms can be reached on (571) 272-1869. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

VTN
September 2, 2004


VanThu Nguyen
Primary Examiner
Art Unit 2824